

國立
中山大學
物理學系

博士論文

晶體可靠度機制研究
緒式場效電晶體與氮化鎵高電子遷移率電

研究生：邱豐閔

二二學年度



國立中山大學物理學系

博士論文

Department of Physics

National Sun Yat-sen University

Doctoral Dissertation

緒式場效電晶體與

氮化鎵高電子遷移率電晶體可靠度機制研究

Research on Reliability Mechanism of Fin-Field Effect Transistor

and GaN High Electron Mobility Transistor

研究生：邱豐閔

Fong-Min Ciou

指導教授：張鼎張 博士

Dr. Ting-Chang Chang

中華民國 112 年 1 月

January 2023



國立中山大學物理學系

博士論文

Department of Physics

National Sun Yat-sen University

Doctoral Dissertation

鰭式場效電晶體與

氮化鎵高電子遷移率電晶體可靠度機制研究

Research on Reliability Mechanism of Fin-Field Effect Transistor

and GaN High Electron Mobility Transistor

研究生：邱豐閔

Fong-Min Ciou

指導教授：張鼎張 博士

Dr. Ting-Chang Chang

中華民國 112 年 1 月

January 2023

論文審定書

國立中山大學研究生學位論文審定書

本校物理學系博士班

研究生邱豐閔 (學號: D052620003) 所提論文

結式場效電晶體與氮化鎵高電子遷移率電晶體可靠度機制研究
Research on Reliability Mechanism of Fin-Field Effect Transistor and GaN High
Electron Mobility Transistor

於中華民國 111 年 12 月 4 日經本委員會審查並舉行口試，符合博士
學位論文標準。

學位考試委員簽名：

召集人 張澤恩 張澤恩

委員 張鼎張 張鼎張

委員 蔡宗鳴 蔡宗鳴

委員 陳柏勳 陳柏勳

委員 莫亦先 莫亦先

委員 _____

委員 _____

委員 _____

委員 _____

委員 _____

指導教授(張鼎張) 張鼎張 (簽名)

致謝

6年多的博士生涯即將結束，這一路走來跌跌撞撞，除了說不盡的辛酸，也有許多難忘的回憶。首先，我要感謝我的指導教授張鼎張老師，提供了完善的設備和豐富的資源，給予我十分優良的學習及研究環境，讓我順利翻轉人生做到我從未想過的事情，在這段期間您的言教及身教對我來說是最大的寶藏，您極富效率的思考邏輯成為我解決問題時的準則，您教授知識是我未來競爭所需的資本，最重要的是學習您對待對任何事物全心全意地專注以及堅持的態度，相信真正讓我翻轉人生的是從您身上學習到的種種。接著非常感謝我的口試委員張澤恩處長、莫亦先主管、陳伯勳老師、蔡宗鳴老師，對於我的博士論文提供了許多寶貴的建議與見解，讓我的博士論文能夠更加完善。

這段博士班期間，感謝指導我的學長錫紋，在我初入實驗室的時候悉心的教導我許多實驗上的知識，也是你熱情的和圓融性格讓我能很快地融入實驗室這個大家庭，我很感謝你對我的種種提醒和啟發。此外，感謝實驗室的學長姊們穎新、柏瑋、柏詠、冠甫、婉菁、孝承、崇巽、日謙、建佑、宏誌、俐卉在研究生生活中給予我許多幫助以及鼓勵。其中最感謝也最特別的是柏勳學長，你對於我的影響非常深遠，讓我成長許多，對我的鼓勵我也時刻銘記於心，實驗室有你真的非常幸運。感謝我的夥伴福源、皓軒、揚豪、宇哲、俊曲、穩仲，這一路上我們一起面對各種困難，彼此分擔。其中我特別感謝我的女朋友也是我從大學到博士生的同窗，至今十年的陪伴，妳在我生活中扮演各種角色以及幫助無法一一用文字描述只能繼續用我們的生活來譜寫，期許我們能繼續一起繼續努力面對未來的人生。還有感謝實驗室的學弟妹們的協助實驗進行，瑞澤、家宏、凱鈞、庭慈、建宏、瑋駿、茂洲、宇瑄、煒宸、于傑、玉發、建傑、晏誠、珮瑜、仕鎧、冠旭、景涵、瑋庭、怡蓁，無論在計畫執行與合作或是實驗室生活上你們都給我很快樂的回憶，很高興認識你們，期許你們未來一帆風順，以常樂的心逐步前進，面對挫折都能堅持克服。

最後我要感謝父母邱松榮先生、陳綉紅女士，給予我生活上的支持，也給予我精神上的鼓勵，讓我追求更好的人生目標，有你們我才能夠完成這博士學業。感謝姊姊們雅婷、雅宣、富煥，博士班期間家裡的大小都由妳們幫忙操辦，讓我能這麼長的求學期間無後顧之憂。此外，謝謝國防工業發展基金會，讓我在求學過程沒有經濟上的問題，能全心致力於研究。感謝大家陪我走過這些日子，謹以此論文獻給所有給予我幫助、關心我的人，謝謝你們。

邱豐閔 謹識

2023.1 冬中山

摘要

於 1960 年貝爾實驗室成功製作第一顆電晶體起，隨著摩爾定律(Moore's Law)的發展，半導體科技蓬勃的成長逐漸變成科技發展的指標，時至今日，半導體製程技術持續在各個方面上引領科技的進步。首先基於原先 Moore's Law 的腳步上，現今半導體製程技術受益於極深紫外光設備(EUV)的出現，使得微縮節點達到了 3nm 的製程節點，但相對的製程成本以及製程良率同樣受到很大的挑戰。因此在接續微縮節點的開發中，矽基場效電晶體同時面臨元件微縮的物理極限以及高額的開發成本，使得摩爾定律的實現越來越難以達成。第二個發展面向則是，藉由整合多種系統功能晶片的方式，同時實現 IC 的功能提升以及微縮的超越摩爾(More than moore)。相比摩爾定律，More Than Moore 並不受限於單一電晶體尺寸微縮，更能達到低成本多功能的目標。最後則是因應在電動車與 5G 通訊蓬勃發展的時代，Si 材料特性限制電源轉換的效率以及操作的頻率，寬能矽(Wide-band-gap)的氮化鎵及碳化矽被視為第三代半導體材料並受到市場的重視，其中尤以氮化鎵，基於寬能隙、高電子飽和速度、高臨界電場等材料特性，不論是在充電應用的電子產品、5G 通訊的基站或是車用電子元件， GaN high electron mobility transistor (GaN HEMT)都具有極大的潛力。

本論文於第三章節中分析元件尺寸微縮下 n-FinFET 與 p-FinFET 的熱載子劣化機制。隨著增加熱載子劣化條件的閘極電壓，p-FinFET 的臨界電壓的漂移量比

n-FinFET 更早出現異常的增加。並透過萃取兩者 $\tau \times \left(\frac{I_B}{I_D}\right)^{-2.7} - I_D$ 的分佈發現多重振動激發(Multiple-vibration excitation, MVE)在 p-FinFET 中比 n-FinFET 更容易發生，並導致嚴重的臨界電壓飄移。

接著於第 4 章節中討論 p-FinFET 在高溫負偏壓應力(Negative bias temperature instability, NBTI)下對關態下漏電的影響。發現在 NBTI 後 p-FinFET 於線性區的關態漏電有異常上升的情形，並在不同溫度量測下發現漏電與溫度呈正相關。透過線性區電流的正掃以及反掃特性與熱載子劣化的表現比較，發現關態下線性區的異常漏電是來自於缺陷輔助熱場發射所引發的產生電流。

在眾多系統功能晶片中，驅動 IC 以及電源管理 IC 是不可或缺的存在，而 3D 結構的 FinFET 雖然容易微縮，但難以符合耐壓的需求。因此第五章節中分析透過調整 nLDD 區域的摻雜以實現 Fin 結構下的 HV FinFET 的特性以及可靠度。我們發現 nLDD 處的硼摻雜能透過增加 nLDD 處的空寬度而抑制熱載子劣化，但同時發現硼摻雜時的擴散同樣會影響元件的可靠度，因此我們比較了不同氟摻雜濃度對熱載子劣化的影響，隨著氟摻雜濃度的增加，不論臨界電壓、跨導或是次臨界擺幅在熱載子劣化下都表現出更好的可靠性，並且發現氟濃度增加元件劣化區域集中在汲極區域。最後透過隨機電報訊號的分析，證實硼擴散確實會降低元件可靠度，並提升高頻訊號的雜訊。

於第六章中，則是針對第三代半導體 GaN HEMT 在半導通狀態下熱電子應力(Hot Electron Stress, HES) 的臨界電壓(V_T) 劣化機制。此章節主要分析 GaN HEMT

於熱電子劣化後，於恢復期間觀察到 V_T 持續向正方向移動的異常現象。我們提出一模型解釋此現象，由於在 HES 期間處於高汲極電壓狀態，通道中的電子受橫向電場加速，在通道中產生熱電洞，電洞與預先存在的緩衝缺陷中的俘獲電子複合，使得在恢復過程中，通道中的電子重新填充緩衝層中未被佔據的缺陷，導致 V_T 發生嚴重的正向偏移。接著透過單一閘極偏壓條件的負偏壓應力 (NBS) 測試以及光照恢復和 Silvaco 模擬結果證實了 HES 回復期間異常的 V_T 飄移是由於通道電子回填緩衝層中的缺陷導致。

關鍵字： 緒式場效電晶體，熱載子效應，負偏壓溫度不穩定性，隨機電報訊號，氮化鎵高電子遷移率電晶體

Abstract

Since Bell Labs successfully manufactured the first transistor in 1960, the rapid advancement of semiconductor technology has progressively grown to be a significant indication of technological advancement thanks to Moore's Law. Now, semiconductor manufacturing technology continues to lead the advancement of technology in all the aspects. First, based on the footsteps of the original Moore's Law, nowadays semiconductor manufacturing technology has benefited from the emergence of extremely deep ultraviolet (EUV)-making the scaling node reach the 3nm, but the relative process cost and the process yield are also greatly affected. As a result, it becomes increasingly challenging to realize Moore's Law as new scaling nodes are developed and silicon-based FETs are constrained by physical scaling laws which generates significant development cost. The second development direction focuses on the improvement of the performance and the miniaturization of integrated circuits by integrating multiple system function chips, which is called More Than Moore. Compared with Moore's Law, More Than Moore is not limited to the size reduction of a single transistor, but capable of achieving the goal of low cost and multi-function instead. Finally, in response to the booming era of electric vehicles and 5G communications, the characteristics of Si materials limit the efficiency of power conversion and the frequency of operation. Wide-band-gap Gallium nitride and silicon carbide are examples of the third-generation semiconductor materials

that are valued more and more by the market. In particular, gallium nitride is based on wide band gaps, high critical electric fields, and high electron saturation velocities, which makes it the basis for GaN high electron mobility transistors (GaN HEMTs), which are highly effective in consumer electronics products such as fast charging applications, base stations for 5G communication, or automotive electronic components.

As a result, in Chapter 3, how the scaling of the device size affects the hot carrier degradation process of n-FinFET and p-FinFET is examined. It is discovered that the threshold voltage shift of p-FinFET grows abnormally earlier than that of n-FinFET with the gate voltage of the hot carrier degradation condition raised. Besides, by extracting the distribution of both $\tau \times \left(\frac{I_B}{I_D}\right)^{-2.7} - I_D$, it is found that multiple-vibration excitation occurs more easily in p-FinFET than in n-FinFET, which leads to a severe threshold voltage shift.

In Chapter 4, the off-state leakage generated by p-FinFET under the instability test at high temperatures with negative bias temperature instability is discussed. In the linear region, it is discovered that the off-state leakage of p-FinFET rises abnormally after NBTI and that the leakage is positively connected with temperature based on the various temperature measurements. It is discovered that the anomalous leakage current in the linear area is produced by trap-assisted thermal field emission by the comparison of the forward and reverse sweep characteristics of the current in the linear region and the

performance of the hot carrier degradation. Therefore, in Chapter 5, the characteristics and reliability of HV FinFETs under the Fin structure is analyzed by adjusting the doping of the nLDD region.

Among many system function chips, driver ICs and power management ICs are indispensable. Although FinFETs with 3D structures are easy to shrink, it is difficult to meet the requirements of high voltage operation. It is found that boron doping at the nLDD can suppress the hot carrier degradation by increasing the void width at the nLDD and that the diffusion of boron doping also affects the reliability of the device. Therefore, the comparison of the effects of different fluorine doping concentrations on the hot carrier degradation is made. Transconductance or subcritical swing exhibit better reliability during the hot carrier degradation with fluorine doping concentration increasing, regardless of the threshold voltage, and it is discovered that with fluorine concentration increasing, the degradation region of the device is concentrated more in the drain region. Finally, through the analysis of random telegraph signals, it is confirmed that the boron diffusion will indeed reduce the reliability and increase the noise of high-frequency signals.

The hot electron stress (HES) degradation process in the semi-on state of the GaN HEMT is covered in Chapter 6. This chapter examines the unusual occurrence when V_T keeps shifting in the positive direction, following a hot electron stress; such trend is

continued during the recovery phase. Here is a model that is put out to account for this occurrence. As a result of the high drain voltage state experienced during HES, hot holes are created in the channel due to the channel's electrons being accelerated by the lateral electric field. These holes then recombine with trapped electrons in the buffer defects which causes a significant positive shift in V_T . Finally, it is established through the measurements of negative bias stress (NBS), light recovery, and the results of Silvaco simulations that the aberrant V_T shift during recovery is caused by channel electrons refilling the buffer defects.

Keywords: FinFETs, Hot Carrier stress, Negative bias temperature instability, Low noise frequency, GaN HEMT

Contents

論文審定書	i
致謝	ii
摘要	iv
Abstract	vii
Contents	xi
Figure Captions.....	xiv
Chapter 1 Introduction	1
1.1 Overview of Moore's Law	1
1.2 Overview of More than Moore.....	6
1.3 Overview of FinFET.....	11
1.4 Overview of GaN high electron mobility transistor (GaN HEMT).....	13
Reference.....	19
Chapter 2 Method of Device Parameter Extraction	24
2.1 Basic Parameter Extraction	24
2.1.1 Threshold Voltage (V_T).....	25
2.1.2 Subthreshold Swing (S.S.).....	27
2.1.3 Carrier Mobility	29
2.2 Low frequency noise in MOSFET.....	30
2.2.1 Noise sources in MOSFET	30
2.2.2 Generation-Recombination Noise (G-R Noise)	31
2.2.3 Random-Telegraph-Signal noise (RTS).....	32
2.2.4 Flicker noise	34
Reference	36

Chapter 3 Comparison of the Hot Carrier Degradation of N- and P-Type Fin Field-Effect Transistors in 14-nm Technology Nodes.....	37
3.1 Introduction	37
3.2 Experiment	39
3.3 Result and discussion	40
3.4 Conclusion	50
Reference	51
Chapter 4 Investigation of HCD- and NBTI-induced Ultralow Electric Field GIDL in 14nm Technology Node FinFETs	55
4.1 Introduction	55
4.2 Experiment	57
4.3 Result an disscussion	58
4.4 Conclusion	70
Reference	71
Chapter 5 Analysis the Hot Carrier Degradation in HV FinFET with Doping Boron and Fluorine in Lightly Doped Drain Region	77
5.1 Introduction	77
5.3 Result and discussion	79
5.4 Conclusion	92
Reference	93
Chapter 6 Abnormal Threshold Voltage Degradation under Semi-on State Stress in Si₃N₄/AlGa_N/Ga_N-HEMT	97
6.1 Introduction	97
6.2 Experiment	99
6.3 Result and discussion	101

6.4 Conclusion.....	114
Reference.....	115
Chapter 7 Conclusion.....	120

Figure Captions

Chapter 1

Figure 1- 1 The development of MOSFET scaling with Moore’s Law.....	3
Figure 1- 2 The scaling down of CMOS technology nodes. [1.2].....	3
Figure 1- 3 The off-state leakage current increase with gate oxide scaling down at different technology nodes.	4
Figure 1- 4 μ_{eff} – electron mobility with different Gates. [1.4].....	4
Figure 1- 5 Illustrations of MOSFETs and FinFETs [1.2].....	5
Figure 1- 6 More than Moore [1.6].....	8
Figure 1- 7 The entire semiconductor industry chain [1.7].	8
Figure 1- 8 Integrated circuit road map [1.6].	9
Figure 1- 9 The illustration of integrated fan-out. (InFo).....	9
Figure 1- 10 The illustration of chip on wafer on substrate (CoWoS). [1.9]..	10
Figure 1- 11 The illustration of high bandwidth memory (HBM). [1.10].....	10
Figure 1- 12 Hole mobility is higher on (110) surface than on (100).....	12
Figure 1- 13 The illustration of self-aligned double patterning (SADP) process to realize the narrow fin width with high uniformity by the spacer patterning technology.	12
Figure 1- 14 Third-generation semiconductors (SiC, GaN): material properties and application areas [1.23].....	13
Figure 1- 15 Wurtzite crystal of GaN [1.24]	14
Figure 1- 16 Spontaneous polarization shown by this GaN example.....	15
Figure 1- 17 The distribution of the energy gap and Group III-V lattice constants.	15

Figure 1- 18 An AlN/GaN heterojunction with either Ga (Al)-face or N-face polarity that represents the bound sheet charge induced by polarization. [1.26] 16

Figure 1- 19 Energy band diagram and charge distribution of the AlGaIn/GaN HEMT structure. 17

Figure 1- 20 The illustration of the schottky HEMT structure (Depletion mode). 18

Figure 1- 21 The illustration of p-GaN HEMT structure and the energy band diagram. 19

Chapter 2

Figure 2- 1 Two types of the extracting V_{th} methods in MOSFETs, (a) extrapolation and (b) constant current method. 26

Figure 2- 2 The illustration of RTS noise fluctuate in a MOSFET. When a channel carrier captured and released by a trap in the gate oxide causing the drain current fluctuation between two levels states. 33

Figure 2- 3 The RTS noise waveform represent in a shape of Lorentzian type PSD. 33

Chapter 3

Figure 3- 1 Schematic diagram of device structure with process flow use in this study. 39

Figure 3- 2 The ΔV_T of the HCS in 16nm n-FinFET and p-FinFET, when $V_D = \pm 1.8V$, $V_G = V_T \pm 0.9 \sim 1.2V$ over time. 41

Figure 3- 3 The ΔV_T stand for distinct HCS conditions, namely $V_D = \pm 1.8V$ and

$V_G = V_T \pm 0.4 \sim 1.7$ V.....	42
Figure 3- 4 The slop n are associated with various HCS conditions, including $V_D = \pm 1.8$ V and $V_G = V_T \pm 0.4 \sim 1.7$ V.	42
Figure 3- 5 When $V_G = V_T \pm 2$ V with a varied channel length, the ΔV_T of NBS and PBS.	43
Figure 3- 6 The distribution of $\tau - IB$ in n- and p-FinFET under the HCS condition of $V_D = \pm 1.8$ V, $V_G = V_T \pm 0.4 \sim 1.75$ V.	45
Figure 3- 7 The distribution of $\tau - ID$ in n- and p-FinFET under the HCS condition of $V_D = \pm 1.8$ V, $V_G = V_T \pm 0.4 \sim 1.75$ V.	45
Figure 3- 8 The distribution of $\tau \times (IBID) - 2.7 - ID$ in (a)n- and (b) p-FinFET while the HCS condition with $V_D = \pm 1.8$ V, $V_G = V_T \pm 0.4 \sim 1.75$ V.....	46
Figure 3- 9 The distribution of $\tau - (ID \times VD0.5)$ in two different types of FinFETs: (a) n-FinFET under the HCS condition with $V_D = +1.8$ V, $V_G = V_T + 1.2 \sim 1.75$ V, and (b) p-FinFET under the HCS condition with $V_D = -1.8$ V, $V_G = V_T - 0.8 \sim 1.75$ V.....	48
Figure 3- 10 Long channel devices and short channel devices are where HCD is found.	49

Chapter 4

Figure 4- 1 Process flow and device structure schematic diagram.....	57
Figure 4- 2 The change in threshold voltage under NBTI at various temperatures.....	59
Figure 4- 3 The deterioration of the subthreshold swing under NBTI at various temperatures.....	59
Figure 4- 4 The I_{on} deterioration under NBTI at various temperatures.....	60

Figure 4- 5 The I_D - V_G curve under NBTI in the saturation region ($V_D = - 1$ V) over time.	62
Figure 4- 6 The I_D - V_G curve under NBTI in the linear region ($V_D = - 1$ V) with time.	62
Figure 4- 7 The I_G - V_G characteristics under NBTI over time.	63
Figure 4- 8 $I_D - V_G$ properties in the linear area were measured at various temperatures following the NBTI stress.	63
Figure 4- 9 Junction leakage between substrates was measured at various temperatures following the NBTI stress. The measuring condition is depicted in the inset.	64
Figure 4- 10 Following a 2000s HCS reliability test at 30 °C, the linear region's current characteristics were evaluated at 30 °C and 150 °C.	65
Figure 4- 11 After being heated to 150 °C, the device was used to assess the current characteristics in the linear area at $V_D = -0.05$ V (forward) and $V_S = -0.05$ V (reverse).	67
Figure 4- 12 Diagrams that demonstrate the location of the GIDL and the measured defect position for the forward and reverse sweeping measurement methods in the linear region.	67
Figure 4- 13 Energy band diagrams (a) without and with interface defects at gate/drain overlap at (b) 30 °C and (c) 150 °C.	69

Chapter 5

Figure 5- 1 $I_b - V_g$ characteristic in STD, B/F, and B/F ⁺ measured at $V_d = 3.2$ V.	79
Figure 5- 2 The delta V_{th} versus time of STD, B/F, B/F ⁺ during the hot carrier stress.	80

Figure 5- 3 The delta gm versus time of STD, B/F, B/F+ during the hot carrier stress.	80
Figure 5- 4 The delta S.S. versus time of STD, B/F, B/F+ during the hot carrier stress.	81
Figure 5- 5 The delta V_{th} versus different gate biases of STD, B/F, B/F+.	81
Figure 5- 6 The schematic diagram of the simulated sectional regions.	83
Figure 5- 7 The electric field distribution when device is applied with $V_g = 1.55$ V, $V_d = 3.2$ V and concentration of LDD ($n_{LDD} = 2 \times 10^{19} \text{ cm}^{-3}$)	83
Figure 5- 8 The electric field distribution when device is applied with $V_g = 1.55$ V, $V_d = 3.2$ V and $n_{LDD} = 5 \times 10^{18} \text{ cm}^{-3}$	84
Figure 5- 9 The electric field distribution of different n_{LDD} , which is extracted as the red-dash line in Figure 5-9.	84
Figure 5- 10 $I_b - V_g$ characteristic in B/F device measured at $V_d = 3.8$ V.	86
Figure 5- 11 The delta V_{th} and S.S. versus time of B/F, B/F+ during the hot carrier stress.	86
Figure 5- 12 The $I_D - V_G$ curve in the saturation region ($V_d = 1$ V, forward sweep) after HCS and the corresponding illustration of measurement. .	87
Figure 5- 13 The $I_D - V_G$ curve in the saturation region ($V_d = 1$ V, reverse sweep) after HCS and the corresponding illustration of measurement.	87
Figure 5- 14 The k value of the B/F and B/F+ devices after HCS.	88
Figure 5- 15 The power spectrum of drain current vs. frequency at constant gate voltage of 0.3V in STD, B/F and B/F+ devices.	90
Figure 5- 16 Improved flicker noise power spectral density in HV NMOS shown in F+ Implantation case [5.27].	90
Figure 5- 17 Drain current spectrum density normalized by drain current vs.	

frequency under the three different halo angle/dose conditions. [5.28]. 91

Chapter 6

Figure 6- 1 Schematic diagram of the GaN HEMT structure.....	100
Figure 6- 2 At $V_D = 0.1$ V and under a high electron stress, the I_D - V_G characteristic curves were measured.	102
Figure 6- 3 Different V_G stress conditions of hot electron stress are represented by ΔV_T	102
Figure 6- 4 Measured at $V_D = 0.1$ V under hot electron stress, the I_G - V_G characteristic curves.	103
Figure 6- 5 The ΔV_T that corresponds to various NBS V_G stress conditions.	105
Figure 6- 6 The I_G degradation associated with various NBS V_G stress situations.	105
Figure 6- 7 I_D - V_G characteristic curves for 375 nm UV irradiation during NBIS, recorded at $V_D = 0.1$ V.....	106
Figure 6- 8 I_D - V_G characteristic curves for 375 nm UV irradiation during NBIS, recorded at $V_D = 0.1$ V.	106
Figure 6- 9 An illustration of the initial state's energy band.....	108
Figure 6- 10 Energy band diagram for the impact ionization that took place during HES.	108
Figure 6- 11 After HES, a schematic energy band diagram.	109
Figure 6- 12 Diagram of the energy bands in a schematic recovery situation.	109
Figure 6- 13 The ΔV_T that is associated with various radiations under illumination recovery in HES.	112

Figure 6- 14 The I_G degradation associated with various radiations under the HES illumination recovery.112

Figure 6- 15 The illumination recovery's energy band diagram is schematic.113

Figure 6- 16 The modeling of the energy band diagram under various scenarios of electron trapping in buffer defects.113