制

研

究生



國立中山大學物理學系博士論文

Department of Physics

National Sun Yat-sen University

Doctoral Dissertation

碳化矽功率元件與極化金氧半電容

之物理機制與可靠度研究

Research of Reliability and Mechanism for

SiC Power Device and Dipole Doped MOSCAP

研究生:金福源

Fu-Yuan Jin

指導教授:張鼎張 博士

Dr. Ting-Chang Chang

中華民國 112 年 1 月

January 2023



國立中山大學物理學系 博士論文

Department of Physics

National Sun Yat-sen University

Doctoral Dissertation

碳化矽功率元件與極化金氧半電容

之物理機制與可靠度研究

Research of Reliability and Mechanism for

SiC Power Device and Dipole Doped MOSCAP

研究生:金福源

Fu-Yuan Jin

指導教授:張鼎張 博士

Dr. Ting-Chang Chang

中華民國 112 年 1 月

January 2023

論文審定書

國立中山大學研究生學位論文審定書

本校物理學系博士班

研究生金福源 (學號: D052030006) 所提論文

碳化矽功率元件與極化金氧半電容 之物理機制與可靠度研究 Research of Reliability and Mechanism for SiC Power Device and Dipole Doped MOSCAP

於中華民國 | | | 年 | ≥ 月 | ○ 日經本委員會審查並舉行口試,符合博士學 位論文標準。

學位考試委員簽章:

召集	集人 莊文献 芤 文 南大	委員張鼎張 了艺术	E_
委	員其亦先一支方、之	委員蔡宗鳴茶家	
委	員陳柏勳 7寸455	委 員	
委	<u></u>	委 員	
委	員	委 員	***************************************
	指導教授(張鼎張)	果匠 (簽名)	

致謝

博士生涯時光飛逝,轉眼已到尾聲,很榮幸能加入實驗室這個大家庭,讓我的博士班生涯精彩且充實。首先要感謝我的指導教授,張鼎張老師,老師總能將艱深的半導體物理知識去蕪存菁,並用言簡意賅的方式教導學生,讓學生都能醍醐灌頂,迅速理解各種半導體物理知識,此外,老師在實驗室建置全國最完善的電性量測設備,讓我能學習各種量測方法並快速取得實驗數據,發表國際期刊。老師也積極與各大公司產學合作,協助業界解決問題,也讓學生的研究題目無產學落差,使我能順利進入台積電工作。感謝口試委員中山大學材料系蔡宗鳴老師、海軍官校陳柏勳老師、台積電莊文献副處長及台積電莫亦先主管撥空審閱,並在口試時適時給予指正與教導,特此感謝。

在博士班生涯中,感謝所有實驗室夥伴的幫忙與協助。特別感謝我的指導學長林志陽、劉錫紋,謝謝二位學長教導我 RRAM 與 FinFET 的相關知識與實驗,讓我在研究初期能快速累積實力;謝謝陳柏勳學長在研究與國際期刊撰寫上給予指導,並在我低落時給予適時的鼓勵;謝謝<u>敏甄</u>學姐在公共事務上給予相當大的幫助;感謝志承學長、致宏學長、類新學長、日謙學長、建佑學長、懿霆學長、宏誌學長、 動慶學長、藝平學姐、政憲學長在研究以及公共事務上給予適時的指導;謝謝惠君學妳在 TEM 分析上的協助;也謝謝我博士班同屆的好夥伴,皓軒、豐閱、好珊、楊豪、宇哲、穩仲、俊曲、智程,謝謝各位跟我一起同甘共苦,完成各種實驗室的各種研究事務;特別感謝我的學弟妹,<u>瑋駿、偉傑、景涵</u>,謝謝你們總是不辭辛勞的跟我一起完成各種計畫與研究,很關心能與你們一起努力並教學相長,也要感謝同組的學弟妹,<u>凱鈞、庭慈、建宏、瑞澤、家宏、亞襄、怡養、瑋廷</u>,感謝你們在各種研究及計畫上的協助,最後要感謝實驗室的學弟妹,<u>茂洲、玉發、建傑、仕鑑、環瑜、煒宸、歆妮、宇瑄、莎方、冠旭、冠儒、笠荃、詠慈、娟瑋、雅婷、重緯、又瑄、显安、泓邑、聖堯、佳撰</u>,感謝各位在實驗室各種研究及公共事務上的協助,實驗室的未來將由各位繼續發揚光大。 最後我要感謝我的家人,母親<u>曾瑞紋</u>女士、祖母<u>金郭秀霞</u>女士、大弟<u>金宏昇</u>與二弟金凡綸,謝謝你們在我博士班期間一路上的支持與陪伴,讓我能順利完成博士學位,進入人生下一階段。在此也感謝國防工業發展基金會提供獎學金,讓我在博士班就讀期間沒有經濟負擔。最後非常感謝老師及實驗室所有夥伴的幫助,讓我在博士班期間能夠精進我的研究能力與團隊合作精神,未來我將往人生下一階段邁進,繼續為彩色人生努力。

金福源 謹識

摘要

隨著近期的5G通訊、智慧聯網(AIOT)、電動車等科技的發展,高效能晶片 (High Performance)與功率元件(Power Device)日趨重要,金氧半場效電晶體 (MOSFET)是現今高效能晶片與功率元件中的主要元件,而MOSFET隨著應用領域 差異而有不同的技術演進,功率元件中的MOSFET隨著電力與節能需求增加,如何 降導通與切換損耗越來越受重視,矽基功率元件的製程技術結構構設計經過了多次結構和工藝優化更新,已逐漸接近矽材料的極限,而碳化矽(SiC)是最具潛力的 寬能隙(Wide Band-gap)半導體,相對於矽(Si),具有寬能隙(bandgap)、高的臨界電場(critical electric field)、導熱率(thermal conductivity)、電子飽和速度(electron saturation velocity)等特性,因此碳化矽(SiC)有望取代矽(Si)作為新一代的高功率元件材料,可應用於電動車、電源轉換器、智能電網、大型載具等,迄今,美、日、歐等國家已啟動多個大型研究計劃從事碳化矽(SiC)相關研究,顯現出碳化矽(SiC) 在商業及軍用市場上的發展性與重要性。

應用於高效能晶片的MOSFET隨著Moore's law 持續微縮,此外,為了降低閱值電壓,開極氧化層需要降低厚度,當微縮至1 nm厚度以下時,容易產生量子穿隧漏電,並導致開極漏電上升。因此後續製程引入高介電常數氧化層,能在同樣的閱值電壓下,維持較厚的開極氧化層厚度,降低漏電,此外,為了提升元件的操作頻率與操作速度,多晶矽開極也被更換為金屬開極,為了因應邏輯IC的開極電壓需求,需要設計多種閱值電壓(VT)的電晶體,目前主要以多層功函數金屬製程調變閱值電壓(VT),當電晶體從平面式結構進展至FinFET時,開極功函數金屬能堆疊的空間越來越小,若持續以多層功函數金屬調變閱值電壓,將會提升開極電阻,降低元件操作速度,因此,近期引入極化層製程,調變閱值電壓,透過在La、AI等元素掺入至氧化铪,形成界面含氧密度差異層,並在在介面形成偶極,可降低與調整閱值電壓(Threshold voltage, VT)。

本論文將針對碳化矽金氧半場效電晶體、碳化矽接面位障蕭基二極體之性能、 極化金氧半電容的可靠度進行相關研究。

本論文第一部分研究SiC Junction Barrier Schottky 的逆偏電壓可靠度(Negative Bias Stress),功率二極體主要做為開關及整流元件,最重要的參數為逆偏漏電、崩潰電壓、逆向恢復時間,分別影響元件性能與功率消耗,二極體經常使用Schottky,因為逆向恢復時間較短,適合高速切換,但逆偏漏電很大,產生額外功耗,Junction Barrier Schottky能兼顧schottky的低Trr與PN的低逆偏電流、高崩潰電壓,所以碳化矽功率二極體多使用此結構,SiC JBS目前是極熱門的元件,擁有低逆向恢復時間、高崩潰電壓(可達12000V)、低漏電、高熱穩定性,已有很多研究說明其相關特性與可靠度,然而卻較少說明可靠度機制,本文發現,在逆偏可靠度下,SiC JBS的VBD有明顯上升,因此會針對逆偏可靠度下的VBD變化深入探討。

本論文第二部分研究 SiC MOSFET 的逆偏電壓可靠度物理機制(Negative Bias Stress),目前碳化矽 MOSFET 雖然已經大量商用化,但可靠度仍有未解議題,特別是閘極偏壓可靠度(Gate Bias Instablity),其中又以負偏壓閘極不穩定度(Negative Bias Instablity)最嚴重,因為碳團促(carbon cluster) 容易在閘極氧化層製程中引入並在介面或氧化形成缺陷,導致載子遷移率大幅下降與閾值電壓(Threshold voltage, V_T)不穩定,本研究 SiC MOSFET 的負偏壓閘極不穩定度(Positive Bias Stability Negative Bias Instablity)的機制,並進一步探討負偏壓閘極不穩定度的物理機制。

本論文第三部分研究極化金氧半電容器(Dippole MOSCAP) 的閘極正偏壓溫度不穩定性(Positive bias temperature instability, PBTI),掺雜後的極化金氧半電容不僅有效降低 VFB,同時也會提升元件的閘極氧化層電容值,並降低閘極漏電,但經過閘極正偏壓溫度不穩定性測試後,極化金氧半電容的劣化較嚴重,容易在氧化層產生電子注入與額外的氧化層缺陷,這是因為閘極正偏壓下,電子從通道通過穿隧經過二氧化矽到氧化鉿時,透過位能差產生動能,並對氧化鉿產生劣化,而介面偶極引起的能帶彎曲,使電子有較大的位能差,因此極化金氧半電容更容易產生電子

注入與缺陷產生。此外,時間相關介電層崩潰(Time dependent dielectric breakdown, TDDB)的數據也顯示極化金氧半電容有較短生命週期,代表極化金氧半電容雖能有效改善電性,但可靠度較差。

關鍵字:功率半導體元件、碳化矽、碳化矽接面位障蕭基二極體、碳化矽金氧半場效電晶體、極化金氧半場效電容

Abstract

With the recent development of technologies such as 5G communication, AIOT, and electric vehicles, the application of high-performance calculation (HPC) and power devices has been becoming increasingly important. Metal oxide half-field-effect transistors (MOSFETs) are main components in HPC and power components, and MOSFETs have different technical developments depending on the application field. With the increase in power demand and the rise of energy-saving awareness, how to reduce conduction and switching losses has become more and more crucial in power devices. For the application of Industry 4.0, the design and technology development of silicon(Si) components has undergone several structural changes and process optimization, which, however, has gradually approached the limit of silicon materials. Silicon carbide (SiC), one of the wide band-gap semiconductor materials, features wide bandgap, high critical electric field and high thermal conductivity, compared with Si. Therefore, SiC is expected to replace Si as a new high-power component material. The applications include power converters, automotive electronics, smart grids, large vehicles, etc. So far, the United States, Japan, Europe, and other countries have launched several large-scale projects to carry out related research, which shows the potential of silicon carbide (SiC) in the commercial and military markets.

MOSFETs used in HPC continue to shrink with Moore's Law, and the gate oxide layer is also scaling. When the oxide thickness is reduced to only 1 nm, quantum tunneling leakage is likely to occur, which results in additional gate leakage and reliability issues. Therefore, high dielectric constant is introduced, which can maintain excellent gate control force at a thicker physical thickness. To improve the operating speed of the device, the polysilicon gate is also replaced with metal gate. In order to meet the gate voltage requirements of logic IC, it is necessary to design various threshold voltages of MOSFETs.

At present, the threshold voltage is mainly modulated by the multi-layer work function metal process. As the size of the transistor shrinks, the area of the gate work function metal stack is getting smaller and smaller. When the multi-layer work function metal is used to modulate the threshold voltage,—the gate resistance will be increased and—the operating speed of devices will be reduced. Therefore, the dipole layer process has been introduced recently to modulate the threshold voltage. The dipole layer is formed by doping other elements into hafnium oxide, such as Aluminum and Lanthanum. Due to the difference in the interfacial oxygen density, the dipoles will be formed at the interface of the oxide layer, thereby modulating the threshold voltage.

This dissertation will focus on the performance and reliability of SiC MOSFETs, silicon carbide junction barrier schottky diodes (SiC JBS) and dipole MOSCAP. The first part discusses the negative bias voltage reliability (NBS) of SiC Junction Barrier Schottky. Power diodes are mainly used as switching and rectifier components. The most important parameters are breakdown voltage, reverse bias leakage and reverse recovery time, which affect the performance and power consumption of components, respectively. Schottky diodes is often used for rectifying and freewheeling because the reverse recovery time is short, which is suitable for high-speed switching. However, the reverse leakage od schottky diode is large, which results in extra power consumption. Junction barrier schottky is a structure which contains low reverse recover time (Trr), low reverse bias current (IR) and high breakdown voltage (VBD), so this structure is mostly applied in silicon carbide power diodes. SiC JBS is currently a very popular component with high V_{BD} (up to 12000V), low Trr, low I_R and high thermal stability. There have been many studies on its related characteristics and reliability, but few on the reliability mechanism. This paper finds that under the reverse bias reliability, the V_{BD} of SiC JBS increases significantly, so this phenomenon will be studied.

The second part discusses the physical mechanism of reverse bias voltage reliability (NBS) of SiC MOSFETs. Although SiC MOSFETs have been commercialized in large quantities, reliability is still an important issue, especially the gate bias voltage reliability, among which the NBS is the most serious. Because the defects in the interface or gate oxide are easily formed by the carbon clusters which are produced in the process of gate oxidation on SiC MOSFETs. The defects result in the degradation of carrier mobility and the instability of threshold voltage (V_T). This study analyzes the difference in the mechanism of positive bias gate stress (PBS) and negative bias gate stress (NBS) and further analyzes the physical mechanisms of NBS.

The third part discusses the gate positive bias temperature instability (PBTI) reliability of Dipole MOSCAPs. It is found that doping a dipole at the bottom of hafnium oxide increases the gate capacitance and reduces the gate leakage, but the degradation of reliability on the dipole doped MOSCAP is more serious, which may be the injection of electrons or the generation of defects in the oxide layer. The serious degradation is due to the energy band bending caused by the dipole. Under the positive bias, electrons tunneling into the hafnium oxide layer will have greater kinetic energy, which generates the electron injection and the defect generation in the dipole doped device more easily. In addition, the time-dependent dielectric breakdown (TDDB) test is used to verify the degradation of the device.

Keywords: Power Semiconductor devices, Silicon Carbide, SiC MOSFET, SiC JBS,
Dipole Dopped MOSCAP

Contents

論文審定書
致謝
摘要ji
Abstract
Contents
Figure Captionsxi
Table Captionsxv
Chapter 1 Introduction
1.1 Introduction of SiC Power Device
1.2 Introduction of Dipole Dielectric
Reference
Chapter 2 Parametric Extraction and Instrument
2.1 Parametric extraction of MOSFET25
2.1.1 Threshold Voltage (V _T)
2.1.2 Subthreshold Swing (S.S.)
2.1.3 Low-Field Effect Carrier Mobility (µ)
2.2 Parametric extraction of Diode
2.3 Instrument
Reference34
Chapter 3 Breakdown voltage increment of SiC junction barrier schottky under negative
pias stress
3.1 Introduction
3.2 Experiment

	3.3	Result and Discussion	
	3.4	Summary45	
	Refere	ence	
Cha	pter 4 A	Analysis of Negative Bias Temperature Instability of SiC MOSCFET 49	
	4.1	Introduction	
	4.2	Experiment	
	4.3	Result and Discussion	
	4.4	Summary 57	
Chaj	pter 5 A	sbnormal Positive Bias Temperature Instability induced by Dipole Doped N-	
type	MOSC	AP	
	5.1	Introduction 60	
	5.2	Experiment	
	5.3	Result and Discussion	
	5.4	Summary	
	Referer	nce	
		onclusion	

Figure Captions

Char	nter i	1
~11th	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ı

Figure 1-1 Relation of on resistance and breakdown voltage2
Figure 1-2 Characteristics of wide bandgap semiconductors
Figure 1-3 Application of wide bandgap semiconductors
Figure 1-4 Characteristics of 3C, 4H & 6H SiC
Figure 1-5 Relation of breakdown voltage and on resistance5
Figure 1-6 Material property comparison of Si and SiC5
Figure 1-7 Advantages of SiC power devices
Figure 1-8 Operation voltages of Si and SiC SBD 8
Figure 1-9 Reverse recovery time of Si SBD and SiC SBD 8
Figure 1-10 Forward current of Si SBD and SiC SBD at different temperatures 9
Figure 1-11 Mechanism of Image force barrier lowing9
Figure 1-12 Reverse current of SiC SBD and SiC JBS
Figure 1-13 Degradation of power MOS at high drain voltage
Figure 1-16 Advantages of SiC power MOSFET
Figure 1-17 Defect state of SiC/SiO structure with the carbon cluster
Figure 1-18 (a) Interface traps and (b) mobility of NO annealing SiC MOSFET 15
Figure 1-19 Mobility of 4H-SiC with different lattice faces
Figure 1-20 Structure of Planar and Trench SiC MOSFET 16
Figure 1-21 Characteristic comparison of DMOS and trench MOS
Figure 1-22 Electric Field simulation of SiC UMOSFET at the high drain voltage 17
Figure 1-23 Moore's Law and advantages of MOSFET
Figure 1-24 Driving current of MOSFET and methods for driving current enhancement

Figure 1-26 Scaled Replace Metal Gate Stack
Figure 1-27 (a) Flat band voltage, (b) effective work function, (c) interface dipole
moment model, and (d) schematic diagram of the production of the interface dipole
of HfLaOx/SiO ₂ /p-Si capacitors with various concentrations of La in the dielectric.
Figure 2-1 Electrical characteristic of diode
Figure 2-2 Measurement of reverse recovery time
Figure 2-3 Agilent B1500A Semiconductor Device Parameter Analyzer
Figure 2-4 Cryogenic semiconductor device measurement and analysis system 32
Figure 2-5 Agilent B1505A Power Device Parameter Analyzer and Formfactor
EPS150TESLA High power device probe station
Figure 2-6 High-power device measurement and analysis system for experiments
includes module selector N1258A, capacitance selector N1272A and HV/HC fast
switch N1267A34
Figure 3-1 Process and structure of SiC junction barrier Schottky diode
Figure 3-2 (a)Forward current and (b)reverse current of SiC JBS under NBS, (c)the
V_{BD} at different stress time, (d) the variation in V_{BD} at different stress voltage 39
Figure 3-3 (a) Reverse current and (b) variation in V _{BD} on SiC JBS under NBS with
different temperatures, (c) reverse current and (d) variation of V_{BD} on SiC JBS
under NBS with different stress compliance
Figure 3-4. Vertical Electric field and ionization coefficient under NBS stress 42
Figure 3-5 Electric field distribution under NBS stress
Figure 3-6 Simulation of reverse current with different trapped oxide charge

Figure 3-7 (a) V_{BD} and (b) reverse current at different time during 600 V NBS		
Figure 3-8 (a) NBS stress condition., (b) lateral energy band of p+/n junction, and (c)		
vertical energy band of SiO2 /p+ interface under NBS		
Figure 4-1 Process flow of SiC MOSFET 50		
Figure 4-2 I_D - V_G curve after (a)PBS and (b)NBS		
Figure 4-11 (a) I_D - V_G after NBS (b) variation of V_T after NBS		
Figure 4-12 (a) I_D - V_G after NBS (b) variation of V_T after NBS		
Figure 4-13 (a) Traditional measurement steps and (b) proposed measurement steps of		
NBS_Stress54		
Figure 4-14 Vt-t diagram of (a) 1st Id-Vg measurement (b) 2nd Id-Vg measurement (c)		
1 st Id-Vg minus 2 nd Id-Vg measurement		
Figure 4-15 V_T -T curve induced by (a) fast oxide trap and (b) slow oxide trap under		
NBS at different temperatures		
Figure 4-16 NBS mechanism of SiC MOSFET 56		
Figure 5-1 Process flow of (a) N-type MOSCAP and (c) dipole-doped N-type		
MOSCAP. Device structures of (b) N-type MOSCAP and (d) dipole-doped N-type		
MOSCAP		
Figure 5-2 (a) N-type MOSCAP and (b) dipole-doped N-type MOSCAP device		
structures with measurement condition. (c) C-V curve of control and dipole		
samples at 1M Hz, and (d) I-V curve after threshold voltage correction for control		
and dipole samples		
Figure 5-3 Gate current change in (a) control and (b) dipole samples under 1000s of		
positive bias stress at different temperatures		
Figure 5-4 Energy band diagrams of (a) electron trapping under short term positive bias		
stress and (b) defect generation under long term positive bias stress		

Figure 5-5 (a) The difference in charge trapping by C-V measurement, and the (b)			
difference in defect generation with threshold voltage-corrected gate leakage for			
control and dipole samples after 1000s of positive bias stress			
Figure 5-6. Energy band diagram simulation of dipole and control samples under 1V			
gate voltage			
Figure 5-7 TDDB Weibull distribution of the control and the dipole sample			
Figure 5-8 Energy band diagram for (a)control and (b)dipole samples under 2.6V-V _{FB}			
positive bias stress			
Table Captions			
Table 1 MOSFET parameter definition and unit table			
Table 2 Diode parameter definition and unit table			

.