- 「」	
立	3 to 14
理中	
學 山 大	
系學	Sun Yat-sen Uni
埔	國立中山大學物理學系
侍士論文	博士論文
	Department of Physics
次世	National Sun Yat-sen University
一代高	Doctoral Dissertation
功率	
元件	
1之	次世代高功率兀件之電性分析與可靠度探討
龟性	Investigation on Electrical Analysis and Reliability Issues in
分析	Next-Generation High-Power Devices
與可	
靠度	
探	研究生:洪瑋駿
研究	Wei-Chun Hung
生	上道払返・正見正は」
:	指导教授・依照依 博士
洪 瑋	Dr. Ting-Chang Chang
駿	中華民國 113 年 1 月
112 學	January 2024
于年	
及	



博士論文

Department of Physics

National Sun Yat-sen University

Doctoral Dissertation

次世代高功率元件之電性分析與可靠度探討

Investigation on Electrical Analysis and Reliability Issues in

Next-Generation High-Power Devices

研究生:洪瑋駿

Wei-Chun Hung

指導教授:張鼎張 博士

Dr. Ting-Chang Chang

中華民國 113 年 1 月

January 2024

論文審定書

	國立中山大學研究生	學位論文審定書	
本校物理學系博士班			
	研究生洪瑋駿(學號:DO6	2030008)所提論文	
次世代高功率元件之電性分析與可靠度探討 Investigation on Electrical Analysis and Reliability Issues in Next-Generation High-Power Devices			
於中華民國 112年 /2月30日經本委員會審查並舉行口試,符合博士學 位論文標準。			
學位考試	委員簽章:		
召集人	蔡宗鸣蔡京遇	委員張鼎張 56. 我)長	
委員	郭德明 第37名, 每日.	委員陳紀文展記文	
委員	陳柏勳已是打了主	委員	
委員		委員	
委員		委員	
	指導教授(張鼎張) 3長男	(簽名)	

致謝

親愛的夥伴們,我即將在2024年,完成我的博士學業,走向人生的下一個階段。在這個重要的時刻,我想向你們每一個人表達最誠摯的謝意。

首先,我要感謝我的指導教授,<u>張鼎張</u>老師,感謝您這些年來的悉心指導,您 的學識和睿智讓我獲益良多。您不僅教我學術知識,更教我如何成為一個優秀的研 究者。在我迷茫和困頓的时候,您總是能給我正確的方向。您的每一句鼓勵都讓我 增添前行的勇氣。我會記取您的教誨,在未來的日子裡努力發揮所學,向您交出一 個滿意的答卷。同時,也感謝口試委員中山大學材料系<u>蔡宗鳴</u>老師、海軍官校<u>陳柏</u> 動老師、奈盾科技<u>陳紀文</u>總經理與台積電<u>郭德明</u>副理詳盡的審閱,並在口試時適時 給予指正與教導,特此感謝。

在研究生涯中,也非常感謝實驗室學長姐,特別是剛進到實驗室,<u>錫紋</u>學長就 帶領我學習實驗室中大大小小的事情;感謝<u>福源</u>學長在研究上給了我許多方向;感 謝<u>豐閱</u>學長在感到迷茫的時候推了我一把,也很懷念當初一起半夜吃老四川的時 光;感謝<u>志承</u>學長在我剛進到中山大學時就把我帶進世界一流的實驗室。<u>志陽</u>學長、 <u>懿霆</u>學長、<u>俞慶</u>學長、<u>政憲</u>學長、<u>皓軒</u>學長、<u>好珊</u>學姊、<u>揚豪</u>學長、<u>宇哲</u>學長、<u>穩</u> <u>仲</u>學長感謝你們不吝傳授實驗技巧,解答學術問題,指導我獨立思考和解決難題的 方法。還記得剛進實驗室的我手忙腳亂,機台也不懂得如何操作,針的也不會下。 但在大家幫助下,我才能夠逐步掌握實驗流程,完成我的研究項目。

我也要感謝我同學們。<u>凱鈞、建傑、玉發、仕鎧、茂州、珮瑜、育霖、晏誠</u>。 雖然已經有兩位偷跑了,但我們一起應對老師,一起熬夜趕報告,一起討論研究思 路。有你們的友誼陪伴,讓學習的過程充滿歡笑。我們互相勉勵,一同成長。回望 過去的種種,仍歷歷在目。我將銘記我們攜手奮鬥的點點滴滴。

特別感謝我的學弟妹,<u>偉傑、景涵</u>,謝謝你們總是不辭辛勞的跟我一起完成各種計畫與研究,同時也希望偉傑能夠成為高壓元件的扛霸子。冠旭、詠方、冠儒、

ii

<u>煒宸、庭慈、建宏、娟瑋、詠慈、昱安、重緯、又瑄、瑞澤、泓邑、亞寰、紘銘、</u> <u>富宸</u>感謝大家在研究和公共事務上的協助與付出。儘管實驗室的某些夥伴已經展 開新的旅程,但我深知不管各位身在何方,一定都可以發光發亮,成為閃閃生輝的 鑽石。期盼大家星途似銀河,前程似錦繡。 我衷心祝福每一個人都可以找到自己 的目標和價值,在人生的道路上綻放燦爛的光芒。雖然未來不定,但有過一段共同 奮鬥的時光,已成為我們友誼的印記。無論天涯海角,我都會懷念與你們並肩作戰 的日子。謝謝大家帶給我的回憶!

與此同時,我也要感謝我的家人們。感謝父母對我的關心呵護與支持,讓我無後顧之憂地專心學業。感謝爺爺、奶奶的鼓勵與打氣,你們是我堅強的後盾。有你 們陪伴,我才能一步一步走到今天。

在此也要感謝國防工業發展基金會,提供獎學金,讓我在博士班就讀期間沒有 經濟負擔。最後還是非常感謝老師及實驗室所有夥伴的幫助,研究生的日子將成為 我人生中最難忘的回憶。感謝大家在這個過程中給予我的幫助與友誼。你們將會是 我一生最珍貴的財富。展望未來,我會不忘初衷,努力實踐學到的知識,以成為對 社會有貢獻的人。再次謝謝大家!

洪瑋駿 謹識

摘要

近年來,隨著電動車及汽車智慧化的浪潮興起,車用晶片的需求也逐漸在增加, 並且在汽車總成本佔據的成本比例也逐年提升,從1950年的1%成長至2030年的 50%。其中又以電源管理晶片(PMIC)扮演重要角色,其能夠實現DC電源保護、低 靜態漏電和降低電磁干擾等特性,可以有效提升電動車的續航力以及傳統汽車的 燃油效率。應用場景包括先進駕駛輔助系統(ADAS)、數位座艙(digital Cockpit)、電 池管理等。因此 PMIC 相關元件的性能與可靠度可調非常重要的一環。

先進的 PMIC 主要採用 Bipolar-CMOS-DMOS (BCD)技術,在單一晶片上整合 三種不同類型的元件,並提取各自的優點與功能,包括:(1) Bipolar 具高操作電流、 高線性轉導和低 1/f 雜訊等特性,用於放大訊號;(2) CMOS 具小尺寸、抗干擾和 節能,用於數位運算;(3) DMOS 的高電壓耐受性,用於高功率驅動。在 BCD 技 術中,理想的 DMOS 具有低開態電阻和高崩潰電壓特性。在降低開態電阻部分, DMOS 採用接觸場板結構(Contact Field Plate, CFP),將場板與開極連接,覆蓋部份 漂移區域,吸引漂移區的少數載子,可以降低漂移區的電阻,使整體開態電阻下降。 在提高崩潰電壓部分,透過高耐壓低表面電場設計,提高漂移區的耐壓程度。由於 CFP 的出現,LDMOS 的整體性能提高了,但在可靠度方面卻仍存在嚴重的問題。

本論文第一部分研究為 LDMOS 在未導通應力的可靠度測試。由於 LDMOS 是 開關元件,所以會常時間操作在關態的狀況下,此時高電壓會施加在汲極端,可能 導致元件的劣化發生,故如何提升 LDMOS 在未導通應力下的可靠度是一重要議 題。研究中發現 LDMOS 元件在經過一段時間的未導通應力測試後,會產生嚴重的 開態電流下降問題。分析其原因係在元件的阻障保護氧化層(Resist Protective Oxide, RPO)中,在導通應力過程中,因電場影響使電子注入到 RPO 中,導致元件飄移區 的電阻上升,最終使開態電阻受到影響,進而增加元件的功率消耗。因此,若能有 效改善 CFP 層品質則能大幅提升 LDMOS 的應用價值。

iv

本論文第二部分研究為 LDMOS 在熱載子不穩定性測試下的可靠度問題,在 開關元件進行切換時,會經過高電壓高電流的操作區域,這時會使元件中的載子得 到巨大的能量,進而產生大量的熱載子,使元件在介面處受到劣化。在研究中 LDMOS 元件在經過一段時間的 HCI 後,發現到開態電流下降與臨界電壓(threshold voltage, V_{th})偏移問題。針對這個現象,分析其劣化機制分為兩個階段。第一階段是 在接觸場板結構下發生碰撞游離導致電子注入 RPO,導致開態電流劣化。第二階 段劣化是焦 耳熱引起的正偏壓溫度不穩定性效應(Positive Bias Temperature Instability, PBTI),導致元件中 SiO₂/Si 介面出現缺陷,並將通道中的電子注入到 SiO₂ 中,從而增加了元件的次臨界擺幅,並導致 V_{th}發生變化。 通過溫度變化實驗和 TCAD 模擬證明,在長時間的熱載子不穩定性測試過程中,熱載子不穩定性測試確 實會產生嚴重的 PBTI 並導致元件劣化。LDMOS 的性能與可靠度需要進一步釐清, 分析其物理機制,提升整體特性,確保在 PMIC 中可安全的運行。

本論文第三部分為研究藉由超臨界流體技術,提升快速回復二極體(Fast Recovery Diodes, FRD)的性能。一般而言,MOSFET 在製作會因為元件本身結構, 生成內建的體二極體。此二極體可以保護 MOSFET 在施加反向電壓時不會崩潰。 但在開關電源中,因為需要高速的切換,所以二極體的動態特性對 MOSFET 整體 性能影響很大。若要提升元件效率一般會額外並聯 FRD 元件,提升開闢效率。為 了達到快速切換的條件,FRD 會參雜金屬作為二極體的複合中心,藉此增加少數 載子複合的速度,以提升切換速度。但在摻雜金屬的同時會增加 Si 中的能階,導 致元件漏電流增加。此章節將藉由超臨界流體技術鈍化掉元件中的缺陷,使 FRD 在不影響切換特性的情況下降低漏電流。並且也同時透過電容-電壓特性曲線發現 缺陷產生的位置,並進一步提出對應的物理模型。

關鍵字:功率半導體元件、雙極-互補金屬氧化半導體-雙重擴散金屬氧化半導 體、橫向擴散金屬氧化物半導體、非導通應力測試、熱載子應力測試、快速回復二 極體、超臨界流體

v

Abstract

In recent years, the demand for automotive chips has been increasing with the rise of electric vehicles and intelligent vehicles. The cost of automotive chips in the overall vehicle cost has also been increasing year by year, from 1% in 1950 to 50% in 2030. Among them, power management ICs (PMICs) play an important role in automotive electronics. They can realize DC power protection, low static leakage current, and reduce electromagnetic interference, which can effectively improve the battery life of electric vehicles and the fuel efficiency of traditional vehicles. Applications cover advanced driver assistance systems (ADAS), digital cockpits, and battery management. Therefore, the performance and reliability of PMIC-related components are very important.

Advanced PMICs mainly use bipolar-CMOS-DMOS (BCD) technology to integrate three different types of components on a single chip, and extract their own advantages and functions, including: (1) Bipolar has high operating current, high linear transfer, and low 1/f noise characteristics, which are used for signal amplification; (2) CMOS has small size, anti-interference, and energy saving, which are used for digital computing; (3) The high voltage tolerance of DMOS is used for high-power driving. In BCD technology, the ideal DMOS has low on-state resistance (R_{on}) and high breakdown voltage (V_{bd}). To reduce R_{on}, DMOS uses a contact field plate (CFP) structure, which connects the field plate to the gate, covers part of the drift region, and attracts minority carriers in the drift region, which can reduce the resistance of the drift region and lower the overall R_{on}. To improve V_{bd}, the reduced-surface-field (RESURF) is used to improve the withstand voltage of the drift region. The emergence of the CFP structure has improved the overall performance of LDMOS, but there are still serious problems in terms of reliability. This work studies the reliability of LDMOS under non-conducting stress (NCS) and hot carrier instability (HCI) tests. In the NCS test, it is found that LDMOS devices will have a serious problem of linear region on-state current (I_{on}) decrease after a period of time. The analysis shows that the reason is in the resist protective oxide layer (RPO) of the device. In the NCS process, the electrons are injected into RPO due to the influence of the electric field, which causes the resistance of the drift region of the device to rise, and finally affects R_{on}, which in turn increases the power consumption of the device. Therefore, if the quality of RPO can be effectively improved, it can greatly improve the application value of LDMOS.

In the HCI test, it is found that LDMOS devices will have I_{on} decrease and threshold voltage (V_{th}) shift problems after a period of time. The analysis shows that the degradation mechanism can be divided into two stages. The first stage is the collision ionization that occurs under CFP, which leads to electron injection into RPO, resulting in I_{on} degradation. The second stage of degradation is the positive bias temperature instability (PBTI) effect caused by Joule heat, which causes defects at the SiO₂/Si interface in the device, and injects the electrons from the channel into SiO₂, thereby increasing the subthreshold swing (S.S.) of the device and causing V_{th} to change. Through temperature variation experiments and TCAD simulation, it is proved that HCI will indeed produce serious PBTI effects and cause device degradation in the long-term HCI process.

In the third part of this work, we study the performance improvement of fast recovery diodes (FRD) by using supercritical fluid technology. Generally, MOSFETs will generate an internal body diode due to their own structural characteristics during the manufacturing process. This diode can protect MOSFETs from collapsing when an inverse voltage is applied. However, in switch power applications, because the diodes need to be switched quickly, the dynamic characteristics of the diodes have a great impact on the overall

performance of MOSFETs. In order to improve the efficiency of the device, FRD are usually connected in parallel to improve the switching efficiency. In order to achieve the condition of fast switching, FRD are doped with metal as the recombination center of the diode, so as to increase the recombination speed of minority carriers, so as to improve the switching speed. However, the addition of metal will increase the energy level in Si, which will lead to an increase in leakage current. In this section, using supercritical fluid technology to passivate the defects in the devices, so that FRD can reduce leakage current without affecting the switching characteristics. It will also use the capacitance-voltage (C-V) characteristic curve to find the location of the defects and further propose the corresponding physical model.

Keywords: Power Semiconductor devices, Bipolar-CMOS-DMOS (BCD), LDMOS, Non-conducting stress (NCS), Hot carrier injection (HCI), Fast recovery diodes (FRD), Supercritical fluid.

論文審定書	i
致谢	ii
摘要	iv
Abstract	vi
Contents	ix
Figure Captions	xii
Table Captions	xvi
Chapter 1 Introduction	
1.1 Overview of BCD	
1.2 Introduction of DMOS	
1.3 Overview of FRD	
Chapter 2 Parametric Extraction and Instrument	
2.1 Parametric extraction of LDMOS	
2.1.1 Threshold Voltage (Vth)	
2.1.2 Subthreshold Swing (S.S.)	
2.1.3 Carrier Mobility (μ)	
2.2 Parametric extraction of Diode	
2.3 Instrument	
Chapter 3 Abnormal On Current Degradation under Non Conductiv	e Stress in CFP
LDMOS	
3.1 Introduction	
3.2 Experiment	
3.3 Result and Discussion	

Contents

3.4 Summary	40
Chapter 4 Abnormal Two-Stage Degradation under Hot Carrier Injection with Later	ral
Double-Diffused MOS	41
4.1 Introduction	41
4.2 Experiment	43
4.3 Result and Discussion	45
4.4 Summary	57
Chapter 5 Improvement of Hot Carrier Degradation-Induced Self-Heating by Modifyin	ng
Gate-Finger Number in LDMOS with Contact Field Plate Structure	58
5.1 Introduction	58
5.2 Experiment	60
5.3 Result and Discussion	61
5.4 Summary	65
Chapter 6 Leakage Current in Fast Recovery Diode Suppressed by Low Temperatu	re
Supercritical Fluid Treatment Process	67
6.1 Introduction	67
6.2 Experiment	69
6.3 Result and Discussion	71
6.4 Summary	77
Chapter 7 Conclusion	78
Reference	80
Chapter 1 8	80
Chapter 2 8	83
Chapter 3 8	84
Chapter 4 8	88

Chapter 5	93
Chapter 6	96
Appendix	102

Figure Captions

Figure 1-1 The BCD devices. This three-in-one integration has multiple advantages,
including reducing PCB space, chip area, and electromagnetic interference 1
Figure 1-2 STMicroelectronics FDA801B-VYY BCD die photograph2
Figure 1-3 STM BCD technology roadmap
Figure 1-4 STM BCD technology segmentation
Figure 1-6 Module for Electro-Mobility applications
Figure 1-7 Module for USB Type-C PD adapters and quick chargers
Figure 1-8 LDMOS and VDMOS structure
Figure 1-9 Optimization of Ron as BCD evolves
Figure 1-10 Various DMOS structures that have been developed to improve FOM 10
Figure 1-11 General I–V curves of the Schottky and PN junction diodes 12
Figure 1-12 Carrier recombination mechanisms in semiconductors
Figure 1-13 Reverse recovery for general rectifying diode and FRD
Figure 2-2 Structure and I-V characteristic of diode
Figure 2-3 When the diode switches from forward to reverse, the electrons will not have
time to recover
Figure 2-4 I-t characteristic curve of reverse recovery time
Figure 2-5 Multifunctional semiconductor measurement and analysis system
Figure 2-6 Agilent B1500A Semiconductor Device Parameter Analyzer
Figure 2-7 Remote sense and switch unit (RSU) and probe station
Figure 2-8 The equipment of the supercritical fluid, two-inch and six-inch chamber 31
Figure 3-1 LDMOS structure cross-section
Figure 3-2 (a) log and (b) linear I _D -V _G characteristics after NCS

Figure 3-3 Ion degradation with stress time.	. 35
Figure 3-4 (a) I_{on} degradation after NCS with floating gate, source, and CFP. (b) It is	
observed that the source of carrier injection is CFP	. 36
Figure 3-5 (a) I_{on} deterioration increases with an increase of $V_{CFP.}$ (b) This is because	
more electrons are injected from CFP into RPO	. 36
Figure 3-6 (a) Electric field distribution in the off-state stress by TCAD simulation. (b)
I_D - V_G characteristics that electrons are placed in the IL under the CFP	. 37
Figure 3-7 Potential distribution of LDMOS in the equilibrium. (a) Surface depletion	_
region under the CFP in the initial state. (b) Surface depletion region after the	
RPO injection of electrons.	. 39
Figure 3-8 (a) The resistance distribution of the devices at initial time. (b) After the	
stress, electrons are injected into the IL. It results in the overall Ron increase	. 39
Figure 4-1 (a) LDMOS structure cross-section. (b) I_D - V_D characteristics of the device	e
Figure 4-1 (a) LDMOS structure cross-section. (b) I_D - V_D characteristics of the device operated under V_{GS} =1 to 7V	e . 44
 Figure 4-1 (a) LDMOS structure cross-section. (b) I_D-V_D characteristics of the device operated under V_{GS}=1 to 7V. Figure 4-2 I_D-V_G characteristics after HCI. Both of the V_{th}, S.S. and I_{on} are degraded. 	e . 44 44
 Figure 4-1 (a) LDMOS structure cross-section. (b) I_D-V_D characteristics of the device operated under V_{GS}=1 to 7V. Figure 4-2 I_D-V_G characteristics after HCI. Both of the V_{th}, S.S. and I_{on} are degraded. Figure 4-3 V_{th} degradation with HCI stress time. The degradation trend has two stage 	e . 44 44 es.
 Figure 4-1 (a) LDMOS structure cross-section. (b) I_D-V_D characteristics of the device operated under V_{GS}=1 to 7V. Figure 4-2 I_D-V_G characteristics after HCI. Both of the V_{th}, S.S. and I_{on} are degraded. Figure 4-3 V_{th} degradation with HCI stress time. The degradation trend has two stage 	e . 44 44 es. . 45
 Figure 4-1 (a) LDMOS structure cross-section. (b) I_D-V_D characteristics of the device operated under V_{GS}=1 to 7V. Figure 4-2 I_D-V_G characteristics after HCI. Both of the V_{th}, S.S. and I_{on} are degraded. Figure 4-3 V_{th} degradation with HCI stress time. The degradation trend has two stage Figure 4-4 Log I_D-V_G (a) and (b) linear I_D-V_G characteristics after V_{GS}=1 and V_{DS}=20 	e 44 44 es. . 45
 Figure 4-1 (a) LDMOS structure cross-section. (b) I_D-V_D characteristics of the device operated under V_{GS}=1 to 7V. Figure 4-2 I_D-V_G characteristics after HCI. Both of the V_{th}, S.S. and I_{on} are degraded. Figure 4-3 V_{th} degradation with HCI stress time. The degradation trend has two stage Figure 4-4 Log I_D-V_G (a) and (b) linear I_D-V_G characteristics after V_{GS}=1 and V_{DS}=20 stress. 	e 44 43 es. 45 0V . 47
 Figure 4-1 (a) LDMOS structure cross-section. (b) I_D-V_D characteristics of the device operated under V_{GS}=1 to 7V. Figure 4-2 I_D-V_G characteristics after HCI. Both of the V_{th}, S.S. and I_{on} are degraded. Figure 4-3 V_{th} degradation with HCI stress time. The degradation trend has two stage Figure 4-4 Log I_D-V_G (a) and (b) linear I_D-V_G characteristics after V_{GS}=1 and V_{DS}=20 stress. Figure 4-5 The device is applied with HCI with V_{GS}=1 and V_{DS}=20V, impact ionization 	 . 44 . 44 . 45 . 45 . 47 . 00
 Figure 4-1 (a) LDMOS structure cross-section. (b) I_D-V_D characteristics of the device operated under V_{GS}=1 to 7V. Figure 4-2 I_D-V_G characteristics after HCI. Both of the V_{th}, S.S. and I_{on} are degraded. Figure 4-3 V_{th} degradation with HCI stress time. The degradation trend has two stage Figure 4-4 Log I_D-V_G (a) and (b) linear I_D-V_G characteristics after V_{GS}=1 and V_{DS}=20 stress. Figure 4-5 The device is applied with HCI with V_{GS}=1 and V_{DS}=20V, impact ionizati occurs under the CFP, and electrons are injected into the IL layer. 	 44 44 45 45 47 47 47 47
 Figure 4-1 (a) LDMOS structure cross-section. (b) I_D-V_D characteristics of the device operated under V_{GS}=1 to 7V. Figure 4-2 I_D-V_G characteristics after HCI. Both of the V_{th}, S.S. and I_{on} are degraded. Figure 4-3 V_{th} degradation with HCI stress time. The degradation trend has two stage Figure 4-4 Log I_D-V_G (a) and (b) linear I_D-V_G characteristics after V_{GS}=1 and V_{DS}=20 stress. Figure 4-5 The device is applied with HCI with V_{GS}=1 and V_{DS}=20V, impact ionizati occurs under the CFP, and electrons are injected into the IL layer. Figure 4-6 The electric field distribution in HCI simulated by TCAD, arrows represented the structure of the structure of	 44 44 45 47 47 47 47
 Figure 4-1 (a) LDMOS structure cross-section. (b) I_D-V_D characteristics of the device operated under V_{GS}=1 to 7V. Figure 4-2 I_D-V_G characteristics after HCI. Both of the V_{th}, S.S. and I_{on} are degraded. Figure 4-3 V_{th} degradation with HCI stress time. The degradation trend has two stage Figure 4-4 Log I_D-V_G (a) and (b) linear I_D-V_G characteristics after V_{GS}=1 and V_{DS}=20 stress. Figure 4-5 The device is applied with HCI with V_{GS}=1 and V_{DS}=20V, impact ionizati occurs under the CFP, and electrons are injected into the IL layer. Figure 4-6 The electric field distribution in HCI simulated by TCAD, arrows represent the direction of the electric field. (a) when V_{GS}=1 and V_{DS}=20V there is a high 	 44 44 45 45 47 47 47 47 47
 Figure 4-1 (a) LDMOS structure cross-section. (b) I_D-V_D characteristics of the device operated under V_{GS}=1 to 7V Figure 4-2 I_D-V_G characteristics after HCI. Both of the V_{th}, S.S. and I_{on} are degraded. Figure 4-3 V_{th} degradation with HCI stress time. The degradation trend has two stage Figure 4-4 Log I_D-V_G (a) and (b) linear I_D-V_G characteristics after V_{GS}=1 and V_{DS}=20 stress. Figure 4-5 The device is applied with HCI with V_{GS}=1 and V_{DS}=20V, impact ionizati occurs under the CFP, and electrons are injected into the IL layer. Figure 4-6 The electric field distribution in HCI simulated by TCAD, arrows represent the direction of the electric field. (a) when V_{GS}=1 and V_{DS}=20V there is a high electric field under the CFP, (b) when increasing to V_{GS}=7V the high electric field 	e 44 45 . 45 . 45 . 47 00 . 47 nts eld

Figure 4-7 (a) LDMOS will not degrade after PBS with V_{GS} =7V. (b) When the
temperature rises to 90 $^\circ\!C$, HCI will have V_{th} shift at stress 5s, and have more
serious V_{th} shift at stress 1000s and S.S increases
Figure 4-8 The Joule heat power distribution in HCI simulated by TCAD, (a) when
V_{GS} =1 and V_{DS} =20V there is no obvious Joule heating in LDMOS, (b) when
increasing to V_{GS} =7V the Joule heat power is generated from channel
Figure 4-9 (a) When the temperature rises to 90°C, HCI with V_{GS} =7 and V_{DS} =20V will
have V_{th} shift at stress 5s and more serious V_{th} shift and S.S. increase at stress
1000s
Figure 4-10 From the relation between V_{th} and time, it can be seen that there will be no
two-stage shifts after raising the temperature for HCI with V _{GS} =7 and V _{DS} =20V.52
Figure 4-11. The deterioration of S.S also increases with the temperature rising for HCI
with V_{GS} =7 and V_{DS} =20V
Figure 4-12 The conditions for AC HCI stress with V_{GS} =7 and V_{DS} =20V
Figure 4-13 (a) The V_{th} no shift and (b) I_{on} decreased and after the AC HCI stress 55
Figure 4-14 The LDMOS temperature changes of the simulated during AC stress, where
duty cycle is 25% 55
Figure 4-15 When the fixed pulse period is $4\mu s$, changing the duty cycle of the pulse for
V_{GS} =7V and V_{DS} =20V HCI. The degradation of V_{th} decreases as the duty cycle
decreases 56
Figure 4-16 (a) In stage 1, collision dissociation occurs under the CFP, and electrons are
injected into the IL layer, resulting in a decrease in Ion. And a small number of
electrons are injected into SiO ₂ due to a high electric field. (b) In stage 2, the
PBTI effect 56
Figure 5-1 Overhead view of the n-type (a) 4-Fn LDMOS and (b) 2-Fn LDMOS. (c)

Figure 5-2 (a) I_D-V_G characteristics of 4-Fn LDMOS after HCI. (b) Two-stage V_{th} degradation of 4-Fn LDMOS after HCI. (c) Electron injection regions in LDMOS.

Figure 5-3 (a) I_D -V _G characteristics of 4-Fn LDMOS with V _{th} corrections	rection. (b) I _D
degradation with increasing temperature at $V_{GS} = 7V$ and V_{SS}	$_{DS} = 20 V (c) Electric$
field simulation showing strong electric field between gate a	and drift-region 62

- Figure 6-3 Reverse recovery time (T_{rr}) of FRD before and after LTSCF treatment. 72
- Figure 6-5 (a) LTSCF treatment uses hydrogen to restore the SIPOS/Si interface dangling bonds to passivate interface defects and reduce leakage current. (b) The many dangling bonds in the SIPOS/Si interface. (c) Using H to repair broken

onds

Table Captions

Table 1-1 Diode parameter definition and unit table	13
Table 2-1 LDMOS parameter definition and unit table	16
Table 2-2 Diode parameter definition and unit table	25